Skip to main content Skip to first level navigation
Skip to main content First level navigation Menu
お問い合わせ 企業情報 採用情報 株式会社リコー
Main content

0.5µm CMOS Analog Mixed Mode

Process Outline

  • 0.5µm P-Sub 1P3M (1-Poly and 3-Metal) Twin Well CMOS generic process.
  • Transistor Characterizations are as follows;
DeviceTr.typeVth[V] *1Ids[uA/um]Ioff[pA/um]
PMOS6V Tr.-0.852220.7
4V Tr.-0.851200.15
Low Vth 3.3V-0.63-0.43
Std. CMOS 3.3V-0.731120.13
5V I/O-0.80120< 1 (Max)
NMOS6V Tr.0.613150.1
4V Tr.0.633580.2
Low Vth 3.3V0.52-0.2
Std. CMOS 3.3V0.793270.08
5V I/O0.95372< 1 (Max)
  • *1Extrapolated Threshold at Vd=0.1V
  • Vth tunable to match customer's needs.

Option Modules

  • Depletion Transistor.
  • Vertical PNP Transistor.
  • Triple well.
  • 2k-ohm/sq High Resistivity Poly Resister.(* Tunable high resistivity poly to match customer's needs.)
  • Low temperature coefficient Poly Resistor.
  • Double Poly Capacitor (PiP).
  • Laser Trimming Fuse.

Design Environment

  • BSIM3V3 based on analog oriented extraction is used for SPICE simulation.
  • SPICE parameters are ready for HSPICE, SPECTRE and Smart SPICE.
  • Characterization report is available.
  • Logic libraries and I/O libraries are available.
  • ESD protection circuit is available.